Chapter 1

ASSEMBLER LANGUAGE: INTRODUCTION

Get on the Fast Track!

SYS-ED/ Computer Education Techniques, Inc.
Objectives

You will learn:

- Differences between machine and assembler instructions.
- Macro instructions.
- Assembly and link editing.
- Assembler processing.
- Macro and copy libraries.
- Control Sections.
- Assembler concepts - addressability, relocability, and registers.
- Coding conventions.
- Machine instruction formats - RR, RX, RS, SS, and SI.
- How to work with long control sections.
1 Assembler Language

The function of the assembler is to translate programs written in the Assembler language into object modules. The code will then be in a suitable form for processing by the Linkage Editor.

The Assembler language is a symbolic representation of machine language. The correspondence between the two can be best understood by examining the listings produced by an assembler.

The assembler, like the linkage editor, is supplied as part of the operating system, and executes under control of the appropriate control program. It accepts, as input, a source program written in the Assembler Language.

This consists of three types of instructions:

- Machine
- Assembler
- Macro

As expected with an IBM language, code is stored in a PDS: Partitioned Dataset with a record length of 80. Macros also are stored in a PDS referred to as the macro library or MACLIB.

1.1 Machine Instructions

The machine instructions are translated into machine language code which can be executed.

Examples of machine instructions include functional operations such as Move, Load, Add and Branch.

1.2 Assembler Instructions

The assembler instructions do not generally produce any object code. Rather, they issue instructions to the assembler itself to define constants, reserve storage areas, and define the start and end of a source module.

These assembler instructions are typically included in a COBOL or PL/1 source listing:

- EJECT Start a new page.
- SPACE 3 Insert 3 blank lines in the source module listing.
2 Macro Instructions

A macro is a pre-defined set of code. A macro instruction requests the assembler to process a named macro. As a result, the assembler generates machine and assembler instructions which are then processed as if they were part of the original source module.

Most macros will be IBM-defined. It also is possible to prepare macro definitions and call them when required.
The output from the assembler includes the object module listings:

- Source module
- Object code
- Diagnostics
- Cross-reference listings
## 4 Assembler Processing

<table>
<thead>
<tr>
<th>Coding</th>
<th>Pre Assembly</th>
<th>Assembly</th>
<th>Link Edit</th>
<th>Program Fetch</th>
<th>Execution</th>
</tr>
</thead>
<tbody>
<tr>
<td>Machine Instructions</td>
<td>--------------</td>
<td>----------</td>
<td>-----------</td>
<td>--------------</td>
<td>-----------</td>
</tr>
<tr>
<td>Most Assembler Instructions</td>
<td>--------------</td>
<td>----------</td>
<td>-----------</td>
<td>--------------</td>
<td>-----------</td>
</tr>
<tr>
<td>DC, DS, CCW</td>
<td>--------------</td>
<td>----------</td>
<td>-----------</td>
<td>--------------</td>
<td>-----------</td>
</tr>
<tr>
<td>ENTRY, EXTRN, WXTRN Address Constants</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PUNCH, REPRO</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Conditional Assembly and Macro Processing</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MNOTES</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
5 Executing the Assembler

An installation will have JCL or an environment such as Endevor or ChangeMan to assemble a program.

The standard JCL supplied by IBM will assemble and link an Assembler program.

```
//STEP EXEC ASMACL
//ASM.SYSIN DD  *
.
  source module
.
/*
```
6 Macro and Copy Libraries

The source module can include MACRO calls and COPY instructions which require access to libraries. The macro libraries contain IBM-supplied and user-written macro definitions. The copy library contains "books" of source code which may be incorporated into a program by COPY statements.

6.1 Control Sections

An assembler program is made up of one or more control sections or CSECT. A control section is the smallest relocatable unit of code. All elements of a control section are loaded into adjoining virtual storage locations. They contain code, storage, and constants.

<table>
<thead>
<tr>
<th>Code</th>
<th>Memory Storage</th>
<th>Constants</th>
</tr>
</thead>
</table>

6.2 DSECTs

DSECTs are Dummy Sections which do not contain executable code. Instead, they provide the capability to code a map of a storage area.

A DSECT or Dummy Section provides the programmer with the ability to describe the layout of an area of storage without reserving virtual storage for the area that is described. The DSECT layout can then be used to reference any area of storage which is addressable by the program.

A DSECT is a form of a template or pattern, which can be used on any area of storage. Once the DSECT is positioned, the symbolic names in the DSECT can be used to extract data from the underlying storage area.
7 Symbols

Symbols are used in assembler programs to make the instructions easier to read.

A major advantage associated with using symbols is that they appear in a symbol cross-reference table which is printed in the program listings.

Symbols can be used to represent registers, storage addresses, constants, operands and almost any element used in assembler programs.

The EQU - equate instruction can be used to define symbols.
8 Data in Assembler Program

Assembler programs can process data in all the common formats.

Data is defined with a DS - Data Storage or DC- Data Constant command.

Data can be defined in the following formats:

<table>
<thead>
<tr>
<th>Format</th>
<th>COBOL</th>
<th>PL/1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Decimal</td>
<td>PIC 999</td>
<td>PIC ‘9999’</td>
</tr>
<tr>
<td>Binary</td>
<td>PIC S999 COMP</td>
<td>FIXED BIN(x,0)</td>
</tr>
<tr>
<td>Packed Decimal</td>
<td>PIC S999 COMP-3</td>
<td>FIXED DEC(x,0)</td>
</tr>
<tr>
<td>Hexadecimal</td>
<td>--------------</td>
<td>---------------</td>
</tr>
<tr>
<td>Character</td>
<td>PIC X(10)</td>
<td>CHAR(x)</td>
</tr>
</tbody>
</table>
9 Addressability

9.1 Relocability

Programs can be executed in any partition or region to the machine. They do not have to execute in a particular part of main storage, and are said to be relocatable.

A relocatable object module can be loaded into any suitable virtual storage location without affecting program execution. As such, the module is said to be relocatable from its originally assigned storage area.

Before the days of virtual storage, modules would work only with a single set of addresses; this meant that a version of a program could be executed only in a particular partition.

Relocability is helped by the fact that addresses are usually assembled in their base-displacement form.
10 Addressing

Addressing in assembler code is made up of two components:

base + displacement

A specific byte is indicated by specifying a beginning address, known as the base and an offset from the base, known as the displacement.

The base is held in one of the general registers. The displacement is a number in the range 0 to 4095.

This measures the distance in bytes from the base to the required location.

If the base was held in Register 6 and the displacement was known to be 80 bytes, then the required address would be found by the addition:

\[
\begin{align*}
\text{Address held in Register } & 6 \\
+ 80 \\
\hline \\
\text{Required address}
\end{align*}
\]

The value of Register 6 is not known at assemble time, but is determined at execution time.

If a program is executed one day, and again the next day, it will have different values for the Register 6 component. Naturally, if the program uses identical data on each occasion, the contents of the target address will be the same each time.

A displacement of 80 can either be written as 80 or as X'50'.
Some locations may have addresses which are made up of:

\[ \text{base} + \text{displacement} + \text{index}. \]

The base and the index components will be held in registers; the displacement can be specified as a decimal or hex value.

With the Assembler language, subject to a few conventions, there is the ability to choose which register will be the base register. Register 12 is the common choice.
11 Registers

There are sixteen full word GREGs: General Purpose Registers which can be used in programs for holding addresses, counters, intermediate results, and so on.

There are certain conventions which govern the usage.

<table>
<thead>
<tr>
<th>Register</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Register 0</td>
<td>Is reserved for system use. Do not attempt to store any content in it.</td>
</tr>
<tr>
<td>Register 1</td>
<td>Used by the system.</td>
</tr>
<tr>
<td>Register 13</td>
<td>Used by the system for module linkage.</td>
</tr>
<tr>
<td>Register 14</td>
<td>Return address.</td>
</tr>
<tr>
<td>Register 15</td>
<td>Branch to address.</td>
</tr>
</tbody>
</table>

This leaves 11 registers. Although this may seem sufficient, they tend to get used up very quickly.
12 Establishing Addressability

Symbols can be used instead of addresses. This means that symbols can be used with meaningful names instead of explicit addresses in the base-displacement form.

If this is done, the assembler will convert the implicit addresses of the symbol into explicit addresses required by the machine instructions.

The assembler will need to have:

- A base address for evaluating addresses within a control section.
- A base register to hold this address.
13 Location Counter

<table>
<thead>
<tr>
<th>Sample</th>
<th>Start</th>
<th>Location Counter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0 is the default.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(14,12)</td>
<td>Save the registers - OS and subroutines.</td>
</tr>
<tr>
<td>4</td>
<td>BALR</td>
<td>12,0</td>
<td>Initialize a base register.</td>
</tr>
<tr>
<td></td>
<td>USING</td>
<td>*,12</td>
<td>Inform assembler which one.</td>
</tr>
<tr>
<td>6</td>
<td>FIRST</td>
<td>LA 10,ADDRESS</td>
<td>41 A 0 C05E NORMAL WAY OF CODING</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(= code generated)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>or:</td>
<td>LA 10,X'5E'(0,12)</td>
<td>41 A 0 C05E POSSIBLE WAY OF CODING</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(Same as above.)</td>
<td></td>
</tr>
<tr>
<td>64</td>
<td>ADDRESS</td>
<td>DC C'EXAMPLE'</td>
<td>Base.</td>
</tr>
<tr>
<td></td>
<td>RETURN</td>
<td>(14,12)</td>
<td>Restore the registers.</td>
</tr>
<tr>
<td></td>
<td>END</td>
<td>SAMPLE</td>
<td></td>
</tr>
</tbody>
</table>

The SAVE macro is 4 bytes long and the BALR instruction is 2 bytes long, this is why the location counter has a value of 6 at symbol FIRST.

The assembler starts counting its addresses from this point, the displacement of ADDRESS from the start of the program is:

\[ x^{64'} \text{ minus } x^{6'} = x^{5E'} \]
14 Saving Registers

When a z/OS Assembler language program starts, or when any program is CALLED, the first action taken is to SAVE the contents of the registers used by the previous or calling program.

These values are restored at the end of the program by a RETURN for z/OS.

The BALR instruction loads Register 12, which is the base register, with the base address. It is this instruction which establishes addressability.

At execution time, Register 12 will be loaded with the appropriate address; all subsequent instruction which references Register 12 will be able to access the correct value for the base address.
15 Coding Conventions

Statements may start in column 1 and end in column 71. If continuation is required, a non-blank character, such an X must be placed in column 72, and the subsequent line must start in column 16.

Columns 73 to 80 can be used for sequence number and identification characters.

The most important columns are 1 to 71:

<table>
<thead>
<tr>
<th>Column</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>col 1 to 8</td>
<td>Contains a label.</td>
</tr>
<tr>
<td>col 10 to 71</td>
<td>Contains operation, operands, and comments.</td>
</tr>
</tbody>
</table>

The operations, such as LA starts in column 10, although assembler can be coded in free form.

The operands start in column 16 and are separated from each other by commas.

Comments are optional. They are separated from the operands by one or more blanks. Many programmers start comments in column 31.

It is important to use comments for documenting coding; otherwise it will be difficult to read and maintain.

**Example: Comment**

```
LABEL LA R10,FRED LOAD ADDRESS OF SYMBOL FRED
* INTO REGISTER 10
.
.
FRED DC C'HELLO'
.
.
```

A complete line can be comments if it begins with an asterisk (*).
16 Machine Instruction Formats

The formats for machine instructions describe how registers and explicit or implied storage addresses can be used to specify operands to and instruction.

The formats to be examined are:

<table>
<thead>
<tr>
<th>Format</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RR</td>
<td>R1,R2</td>
</tr>
<tr>
<td>RX</td>
<td>R1,D2(X2,B2)</td>
</tr>
<tr>
<td>RS</td>
<td>R1,R3,D2,(B2) or R1,M3,D2,(B2)</td>
</tr>
<tr>
<td>SI</td>
<td>D1,(B1),I2</td>
</tr>
<tr>
<td>SS</td>
<td>D1,(L1,B1),D2(L2,B2)</td>
</tr>
<tr>
<td>SS</td>
<td>D1(L,B1),D2(B2)</td>
</tr>
</tbody>
</table>

Displacements are in decimal unless coded with X`..'.

16.1 Receiving Field in an Operation

In general, the second operand is moved, added, loaded etc., into the first operand.

This means that the transfer of data is from the second operand to the first.

Exceptions are the STORE instructions and the Convert to Decimal instructions.
17 RR Format

The RR format is an instruction in which both operands are registers coded in RR format.

The machine code format for RR instruction is:

<table>
<thead>
<tr>
<th>Op</th>
<th>R1</th>
<th>R2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>7</td>
<td>8</td>
</tr>
<tr>
<td>11</td>
<td>12</td>
<td>15</td>
</tr>
</tbody>
</table>

The corresponding assembler format is:

Op R1,R2

The RR format instruction Add Register has a mnemonic Op code AR in assembler and the corresponding machine code is X'1A' therefore:

AR 1,11

which assembles to 1A1B

Since the registers are identified by number, it is convenient to use a suitable symbol in Assembler language to avoid confusion.

The common symbols are:

- R0 for register 0
- R1 for register 1
- ...
- R15 for register 15

The symbols can be set up by the EQU - equates instruction.

Therefore, the example could have been coded as:

AR R1,R11 MORE READABLE
Many programmers will code the following equates into every program:

R0    EQU  0
R1    EQU  1
R2    EQU  2
R3    EQU  3
R4    EQU  4
R5    EQU  5
R6    EQU  6
R7    EQU  7
R8    EQU  8
R9    EQU  9
R10   EQU 10
R11   EQU 11
R12   EQU 12
R13   EQU 13
R14   EQU 14
R15   EQU 15
18 RX Format

Register index format instructions have their first operand in a register and their second in storage. The latter is addressed by base, displacement, and index.

The machine code format for RX instructions is:

```
Op R1 X2 B2 D2
0    7 8 11 12 15 16 19 20 31
```

The assembler format is:

```
A   R1,D2(X2,B2)
```

The second operand could use base, index, and displacement components to explicitly define a location.

**Example:**

Register 8 contains 00 00 00 14
Register 9 contains 00 00 10 00
Register 10 contains 00 00 24 00

4 bytes at location 3414 contain 00 00 01 A3

The instruction:

```
A  8,4(9,10)
```

or

```
A  R8,4(R9,R10)
```

would cause register 8 to contain 00 00 01 B7.
18.1 RX: Format - Normal Way of Coding

In practice, the location at 3414 would be defined with a symbolic name although in some cases RX instructions are coded with displacement, base and index given explicitly. This means that the symbolic name can be used instead of the D2(X2,B2) operand, since it implies an address.

Examples:

<table>
<thead>
<tr>
<th>Assembler</th>
<th>Machine Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>A R3, NUM</td>
<td>5A30C04 E</td>
</tr>
<tr>
<td>A R3, NUM(R4)</td>
<td>5A34CO4 E</td>
</tr>
<tr>
<td>A R3, NUM+4</td>
<td>5A34601 8</td>
</tr>
<tr>
<td>A R3,*</td>
<td></td>
</tr>
<tr>
<td>LA R3,24(R3,R4)</td>
<td>5A34601 8</td>
</tr>
<tr>
<td>LA R3,24(R3,0)</td>
<td>5A34601 8</td>
</tr>
<tr>
<td>LA R3,24(R3)</td>
<td>5A34601 8</td>
</tr>
<tr>
<td>LA R3,24</td>
<td>5A34601 8</td>
</tr>
</tbody>
</table>

If the base, index, and displacement is specified explicitly, these will be used in the machine code translation.

If a symbol is used for specifying an address, then the assembler will generate a base and displacement from the information it has been given in the USING instruction and the index will be zero unless explicitly specified.

Examples:

<table>
<thead>
<tr>
<th>Assembler</th>
<th>Machine Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>A R3,24(R4,R6)</td>
<td>5A34601 8</td>
</tr>
<tr>
<td>A R3, NUM</td>
<td>5A30C04 E</td>
</tr>
<tr>
<td>A R3, NUM(R4)</td>
<td>5A34CO4 E</td>
</tr>
</tbody>
</table>

The last two examples assume USING *,12 and the displacement would be calculated by the assembler.
19 RS Format

The RS format uses three operands; the second operand is in storage and uses base and displacement addressing.

The machine code format is:

<table>
<thead>
<tr>
<th>Op</th>
<th>R1</th>
<th>R3</th>
<th>B2</th>
<th>D2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>7</td>
<td>8</td>
<td>11</td>
<td>12</td>
</tr>
<tr>
<td>15</td>
<td>16</td>
<td>19</td>
<td>20</td>
<td>31</td>
</tr>
</tbody>
</table>

The Assembler format is:

Op   R1,R3,D2(B2)  Note: There will be a R3 or M3 depending on the context of the instruction.
Op   R1,R3,Symbol

The LM - Load Multiple instruction is an example of this format. This loads a number of a registers with the contents of the same number of consecutive fields at a specified location. The first and third operands are used together to indicate which registers are to be loaded.

Examples:

<table>
<thead>
<tr>
<th>Assembler</th>
<th>Machine Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>LM     R3,R7,24,(R10)</td>
<td>9837A018</td>
</tr>
<tr>
<td>LM     R3,R7,NUM</td>
<td>9837C04E</td>
</tr>
<tr>
<td>LM     R3,R7,NUM+4</td>
<td>9837C052</td>
</tr>
</tbody>
</table>
20 SS Format

There are multiple types of SS - storage-storage format instructions; with one format, the two fields have the same length; with the other, the lengths are different.

Two of the machine code formats are:

<table>
<thead>
<tr>
<th>Op</th>
<th>L1</th>
<th>L2</th>
<th>B1</th>
<th>D1</th>
<th>B2</th>
<th>D2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>7</td>
<td>8</td>
<td>11</td>
<td>12</td>
<td>15</td>
<td>16</td>
</tr>
<tr>
<td></td>
<td>19</td>
<td>20</td>
<td>31</td>
<td>32</td>
<td>35</td>
<td>36</td>
</tr>
<tr>
<td></td>
<td>47</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Op</th>
<th>L1</th>
<th>B1</th>
<th>D1</th>
<th>B2</th>
<th>D2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>7</td>
<td>8</td>
<td>15</td>
<td>16</td>
<td>19</td>
</tr>
<tr>
<td></td>
<td>20</td>
<td>31</td>
<td>32</td>
<td>35</td>
<td>36</td>
</tr>
<tr>
<td></td>
<td>47</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The assembler formats are:

- Op D1(L1,B1),D2(L2,B2)
- Op Symbol1(L1),Symbol2(L2)
- Op D1(L,B1),D2(B2)
- Op Symbol1(L),Symbol2
- Op Symbol1,Symbol2

Examples:

- MVC TO,FROM
- MVC TO(5),FROM
- MVC TO+12,FROM
- MVC TO+12(7),FROM
- MVC TO+12(L,FROM),FROM
- MVC NAME(L,NAME1),NAME2
21  SI Format

The Storage Immediate format instruction uses a single byte coded within the instruction itself to hold the data for the second operand.

SI format cannot be used with variable data in the second operand; it can only be used when the data is the same whenever the program is executed.

The machine code format is:

```
<table>
<thead>
<tr>
<th>Op</th>
<th>I2</th>
<th>B1</th>
<th>D1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>7</td>
<td>8</td>
<td>11</td>
</tr>
</tbody>
</table>
```

The assembler format is:

```
Op    D1(B1),I2
Op    Symbol,I2
```

Examples:

<table>
<thead>
<tr>
<th>Assembler</th>
<th>Machine code</th>
</tr>
</thead>
<tbody>
<tr>
<td>MVI NUM,27</td>
<td>921BC04E</td>
</tr>
<tr>
<td>MVI INITIAL,C`J'</td>
<td>92D1C040</td>
</tr>
<tr>
<td>MVI NUM,X`4A'</td>
<td>924AC04E</td>
</tr>
</tbody>
</table>
22 Long Control Sections

The USING instructions has effect for 4096 bytes. If a control section is longer than 4096 bytes, more than one base register must be assigned.

Example:

Registers 10,11,12 are used:

```
BALR 10,0
USING FIRST,10,11,12
```

```
BALR 10,0
USING FIRST,10,11,12
```

```
FIRST LM 11,12,NEXT
B BEGIN
NEXT DC A(FIRST+4096,FIRST+8192)
10 BEGIN DS OH

FIRST+4095
FIRST+4096

11

FIRST+8192

12

Alternative:

```
BALR, 10,0
USING *,10,11,12
LA 11,2048(10)  R11 = R10 + 4096
LA 12,1
LA 12,4095(11,12)  R12 = R11 + 4096
```